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PREFACE
The DJANAL (DisJun:t ANALyzer) program provides a means for
the LSI designer to format output from the Mask Analysis Program (MAP)
for input to the FETLOG (FETSIMMOGSIM) processor.
This document presents a brief description of the operation of
DJANAL and provides comprehensive instruction for its use.
It is assumed that the reader is familiar with the purpose and utility
)f the MAP and FETLOG programs; thus, no attempt is made: to describe
either unless it is essential to the understanding of DJANAL.
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1.	 INTRODUCTION
The production of DJANAL arose out of a need for a means to trans-
form the primitive output of the MAP processor into a form suitable for
use as f.nput to the FETLOG processor. Since due to its very na±ure the MAP
proce.ssor generates fragmentary data for each device in a design, it is
required that the pieces be put together to form the more common place
lumped devices traditionally used in network simulation programs. Also,
more importantly. the transistor equations generated by the MAP "BOOL-'
command must be analyzed to isolate and characterize disjunct circuits
so that the logical function of the design ultimately may be determined.
DJANAL has been designed to allow the user to inject additional
devices into the network via card input so that lie may include off chip
loading or modify effectively the MAP generated data. A natural extension
of this capability provides the facility for analyzing a network that is input
manually in its entirety.
Two output files are produced by the program with an attendant
listing on the printer. The first output file consists of an input file for the
LOGSIM portion of the FETLOG processor. This file will consist of at
least one ROM card and an accompanying NET card for each disjunct circuit
in the design. The disjuncts that have more than one output will have a
ROM and a NET -ard for each such output. The second output file consists
of a collection of input decks to the FETSIM portion of the FETLOG pro-
cessor. There will be one FETSIM deck for each and every disjunct circuit
in the design.
DJANAL has been designed to accept parametric and excitation data
in an r ttempt to relieve the user of the burden of injecting this data at
FETLOG run time. It i:; anticipated that editing of DJANAL output prior
to running FETLOG will be unnecessary.
Z.	 TECHNICAL DESCRYTION
As previously discussed, the geometric nature of the MAP processor
gives rise to data that is generally unusable and difficult to interpret in
terms of lumped network devices. The. first goal of the DJANAL processor
is to organize and format the MAP output so that the devices are recogni-
zable in their traditional form. Transistors are organized in a gate-
source/drain node list; capacitors and resistors are organized in a from-to
node list. Transistor channel dimensions are determined from MAP out-
put that describes the source/drain boundaries of the transistors and must
ue createe in a precise form with the MAP commands. The masks that
are required are illustrated in Figure- 2-1 and may be produced as depicted
in the sample MAP command set presented in Appendix B. The DJANAL
processor will expect parallel hairs of unit wide rectangles for channel
dimension calculation. Any deviation from this requirement is certain to
produce erroneous results. Plea.4e note that the MAP "RANG" command
is insufficient to p duce channel information since the resulting output
bears no distinction between channel width and channel length. As capaci-
tors are read from the MAP file, successive capacitors between the same
nodes will be added in parallel prior to being entered into the DJANAL data
base. Resistors will be treated in the same manner with due regard for
the different method for adding; in parallel.
Once the internal representation of the network is established,
DJANAL commences isolation of disjunct circuits by collecting groups of
transistors having common source/drain nodes. Once a disjunct has been
isolated, its output nodes are determined first by determining if any of the
disjunct nodes connect to a transistor gate node of a transistor external to
the disjur t and then by determining if any of the disjunct nodes have been
specified as a circuit output. Once the disjunct and its output nodes have
been identified, DJANAL finds the gate signal combinations that are
required to connect the output to ground, the output to power, and to con-
nect ground to power. Entries are made subsequently in a truth table
according to the truth value of ground and power (negative true logic is
supported) for each legal gate combination for the output being considered.
Combinations that either connect ground to power or connect neither ground
nor power to the output are considered illegal. Illegal combinations will
have a truth table entry of indeterminate and will be resolved ultimately by
the FETLOG processor.
As each disjunct is analyze', a LOGSIM ROM: card and a LOGSIM
NET card is output for each output node and a FETSIM input deck is pro-
duced to represent the disjunct circuit. List output will be produced con-
current with the creation of the LOGSIM and FETSIM files to provide user
insight to the results of the process.
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TRANSISTOR CIiANNEL MASKS
Transistor Channel
Unit Width Rectangles
Defining Channel Boundaries
'A.
Figure 2-1
3.	 OPERATING INSTRUCTIONS
This section consists of ins
	 -ns fur preparing DJANAL input
data, a description of the format at.
	 tent of DJANAL output data and
of job set -up instructions required t 	 _ecute the program on the Sigrna-5
computer. Table 3-1 presents a summary of the files utilized by DJANAL.
a, l	 Input Files
Input for DJANAL consists of a control input deck and a MAP Lt
put file (optional) containing data to describe the design components at,
the manner in which they are interconnected and excited. Table 3-2
.lescribes the format of the input deck and Tables 3-3 describes the format
of the MAP file. The MAP file must be formatted and ordered precisely
as shown for DJANAL to execute properly. It is permissible to omit ar,y
of the transistor, capacitor or resistor sections of the file as long as the
specified order is maintained.
S. 2	 Output Files
Tables 3-4 and 3-5 describe the output produced for the LOGSIM
and FETSIM portions of the FETLOG processor. List output consists of
error message output and of summarizing information for each disjunct
analyzed. Error messages are self-explanatory and usually cause pre-
mature termination of the program.
3. 3
	
Scratch Files
Three scratch files are utilized by DJANAL to provide temporary
storage of large amounts of data. Two of these files are consecutive files
and require no further discussion; the third is a random access file and
must be allocated with sufficient size to accommodate the design being
processed. The number of words required for this file may be determined
as follows:
W -- T x 7 + C x 3 + R x 3 + E x 20
where: W = Number of words required
T = Number of transistors in design
C = Number of capacitors in design
R = Number of resistors in design
E = Number of cards in excitation deck.
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1.0 1-10 A Enter ''Parameters" in CC 1-10.
1.
	
1 1-4 A Process technology code:
SOS	 - Silicon on sapphire
CMUS - Metal Kate CMOS.
PN40S - Metal gatei PMCS.
NMOS - )`Metal gab: NMOS.
5-12 F Threshold voltage for F• -type transistors
13-20 F' Threshold voltage for N-type transistors
1. "l* 1-6 F' Relative, p-trmitivity of silicon dioxide
7-12 F Relative permitivity of silicon substrate
13-18 F Channel mobility of electrons
19-24 F Channel mobility of holes
25-33 E Doping level (if N-substrate
34-42 E Doping level of P-veil
43-51 E Gate oxide thickness
52-57 F Saturation curve slope for N-MOS
58-63 F Saturation curve slope for P-MOS
64-67 F Mobility variation factor for N-MOS
68-71 F Mobility variation factor for P-MCS
1. 3 Provide "NAME" card as described on page 28 of
LOGSIM User's Manual (may be omitted).
1.4 Provide "CONT" card as described on page 28
of LOGSIM User's Manual (may be omitted).
*Refer to r ETSIM Users Manual for a complete
description of these parameters.
I`N'SCRIPTIONCard I Col Format
TVANAL INPUT DECK
Table 3-2
6
3.0 1-10 A
13-15 A
17-26 E
3.	 1 1-5 I
6-10 I
11-221	 F,
DJANAL INPUT DECK
(Continued)
Card I Col Format
2.0	 1-11	 A
13-15	 A
17-26	 E
DESCRIPTION
Enter "TRY. .SISTORS" in CC 1 -1 1.
Enter "MAP" in CC 13-15 if transistor data is
to be read from MAP file.
Scale factor for MAP transistor dimension data.
Must be a value that will normalize MAP data
to mils.
P = P-type transistor
N = N-type transistor
Gate node number of transistor
Drain node number of transistor
Source node number of transistor
Effective channel width of transistor (Mils)
Effective channel length of transistor (Mils)
Threshold voltage for transistor (required only
if it is desired to override value entered in
c , fird I. 11
Repeat card type 2. 1 as required to define all
manually input transistors.
E-cer "CAPACITORS" in CC 1-10.
Enter "MAP" in CC 1 - 10 if capacitor data is to
Le read from MAP file.
Scale factor for hL&.P capacitor data. Must be
a value that will normalize: MAP data to picofarads.
A node to which the capacitor is connected.
The other node to which the capacitor is connected.
Value of capacitance (picufara,ls)
Repeat card type 3. 1 as required to define all
manually input capacitors.
2. 1
	 A
2-6
	 I
7-11
	 I
12-16
	 I
17-25	 F
26-34	 F
35 -4 3
Table 3-2
(Continued)
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DJANAL INPUT DECK
(Continued)
Card Col Format DESCRIPTION
4.0 1-9 A Enter "RESISTORS" in CC 1-9.
13-15 A Enter "MAP" in CC 13-15 if res' tar data is to
be read from MAP file.
17-26 E I	 Scale factor for MAP resistor data. 	 Must be a
value that Nvill nurmalize MAP data to K-ohms.
4. 1 1-5 I A node to which the resistor is connected
6-10 1 The other node to which the resistor is connected
11-22 E Value of resistance (K-ohni:i)
•
•
•
Repeat card type 4. 1 are required to defines all
m.)nually .,) >ut resistors.
5.0 1-10 A Enter "EXCITATION" in CC 1-10.
5.	 1 1-4 A Time scale for simulation-
"MILL" - Milliseconds
"MICR" - Microsecunds
"NANO" - Nanoseconds
"PICO"	 - Picoseconds
5-10 I Maximum simulatior Time in units of specified
time scale
I	 1 A Logic value of ground ("L" for logic low, "A"
for logic high)
12-16 1 Node to which ground is connected
17-24 F Supply voltage - V DD (Volts)
25-29 i Node to which supply voltage is connected
30-37 F Clock voltage - VGG (Volts)
38-42 I Nodes to which VGG is connected
43-47 I Make entries as required for 2 phase and
48-52 I 4 phase logic
53-57 I
Table 3-2
(Continued)
DJANAL INPUT DECK
(Continued)
Card Col Format DESCRIPTION
5. 2* 1-F F Voltage at which a signal is to be considered as
--witched from the low logic state to the high
logic state
9-16 F Voltage at which a signal is to be considered switched
from the high logic state to the low logic state
17-24 F Voltage rate of change for which a signal is
considered to be stabilized
25-32 Y Number of digits of numerical accuracy desired
for simulation
33-40 F InitiA integration time interval
41-48 F Simulation dwell value for output excursion
5. 3 Provide a LOGSIM "GENF" card for each clock
node as specified in CC 38-57 in card no.
	
5. 1.
5.4 Provide LOGSIM "GEN" and "GENF" cards as
required to define each lor ,,- input.
6.0 1-7 A Enter "OUTPUTS" in CC 1-7.
6.l. 1-72 8A8 Enter circuit output node numbers.	 Rep<!at card
6. 1 as required to define all circuit outputs.
I
*See FETLOG User's Manual for complete
description of card 5. 2 paramete rs.
Table 3-2
(Cintinued)
MAY INPUT FILE
Card I Col (Format
1.0	 10	 I
I. 1	 1-10	 t
I1-20
	
I
21-30
	 I
31-40
41-50	 I
51-60
DESCRIPTION
The number "6" must be pre se nt in column 10.
Device number
Source/drain node numbe r
Drain/source node number
Gate nude number
Device Type code:
2 for PNP transistor
2 for NPN transistor
Functional Device Code:
•
•
1.2	 I-60	 611
0 or I - d,;vi(.e is t , analtatur
# 0 or 1 - device is not a trans. and will he
ignored
Card type 1. 1 :-epeated for each transistor
"-1" must be present in all fields to signal
termination of transistor interconnect data.
The number "6" must be present in column 10.
Device number
Pair number
XI - Coordinate pair defining a ndpoir cy
Y1 of the diagonal of a unit wide
X2 rectangle that defines edge
YZ of transistor channel
Device number
Pair number (inkiat match that of card 2. 10)
X1 - Coordinate; pair defining endpoints
Y 1
	
of the diagonal of a unit wide
	
2.0	 10	 I
	
2. 10	 1-10	 I
I1-20
	
I
21-30
	 I
31-40	 1
41-50
	
I
51-60
	
I
I
	
2. 1 1	 1-20	 I
11-20
21-30
31-40	 I
Table 3-3
^,antinued)
1 ()
MAP INPUT FILE
(Continued)
i
r
v	 ^
Card Col Format DESCRIPTION
2.11 Cont'd)
41-50 I X2	 rectangle that defines other
51-60 I Y2	 edge of a transistor channel.
• Card types Z. 10 and 2. 11 repeated for each
• transistor
2.2 1-60 6110 "-1" must be present in all fields to signal
termination of transistor dimension data.
3.0 10 I The number 11 4 1 ' must be present in column 10.
3.1 1-10 I Node number to which capacitor is connected
11-20 1 The other node number to which capacitor is
connected
21-30 I Whole number representing scaled capacitance
31-40 I Exponent (power of 10) by which capacitance
(CC 21-30) is .,caled
•
Card type 3. 1 repeated for each capacitor
3.2 1-60 6110 1'-1" must be present in all fields to signal end
of capacitor data.
4.0 1-10 I The number 11 4" must be present in column 10.
4.1 1-10 I Node number to which resistor is connected
11-20 I The other node number to which resistor is
connected
21-30 I Whole number representing scaled resistance
31-40 i Exponent (power of 10) by ^,vhich resistance is
scaled
• Card type 4. 1 repeated for each resistor
•
h. 2 1-60 6110 "-111 must be present in all fields to signal end
of resistor data.
i
G
i
J
Table 3-3
(Continued)
If
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LOGSIM OUTPUT FILE
Card Col Format DESCRIPTION
1 "SPEC" card as described in LOGSIM User's
Manual.	 Parameters will be automatically
generated by DJANAL.
2 "NAME" card copied directly from input deck.
3 ''CONT" card copied directly from input deck.
4.0 "ROM" cards specifying
logical behavior of each
4. n output node of each DisJunct.
5.o "NET" cards specifying the
•
interconnect st rw tune of
5. n the DisJunct circuits.
F'
 0 "GENF'' and '	 'Nil
cards copied directlP	 Y•
6. n from input deck.
Table 3-4
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IFETSIM OUTPUT FILE
Card I Col (Format	 DESCRIPTION
1.0
1. 2
1-6 F Relative permittivity of silico ► , dioxide.
7-12 Relative permittivity of silicon substrate.
1 3- 18 F Channel mobility of electrons.
19-24 F Channel mobility of holes.
25-33 E Doping level of N substrate.
34-42 E Doping level of P well.
43-51 E Crate oxide thickness.
52-57 F Slope factor for N-MOS.
58-63 F Slope factor for P-MOS.
64-67 F Mobility variation factor f ,r N-MOS.
68-71 F Mobility variation factor for P-MOS.
1 I = 1 to indicate SOS; blank otherwise.
2-5 A Time scale code:
MILL indicates milliseconds.
MICR inclic• atos microseconds.
NANOindicates nanoseconds.
PICO indicates picoseconds.
6 A I
"+" to indicate positive true logic.
"-" to indicate negative true logic.
8-15 A Node to which ground is connected.
16-21 F Value of V DDD (volts).
22-29 A Node to -,%,hich VDD is connected.
30-35 F Value of V C 	(volts).	 Used only
36-43 A
'	
Nodes to which VC-'- is connected.	 for
44-51 /entries as recuired for 	 dynamic52-59 A logic\two and four phase logicI,60-67 A
1-8	 F	 Voltage at which a signal is to be considered
as switched from th_	 logic state to the
"high" logic state.
'Kahle 3-5
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YF.TSIM OUTPUT FILE
(Continues''
Card Col Format DESCRIPTION
9-16 F Voltage at which a signal is to be considered as
switched from the "high" logic state to the
"low" logic state.
17-24 F Voltage rate of change for which a signal is to be
considered as stabilized.
25-32 F Number of digits of numerical accuracy d--sired
for analog portion (FETSIM) of simulation.
33-40 F Initial intcgration time interval.
2.0 1-4 A Circuit name.
5-8 I # of circuits of this type (will be set-1 by UJANAL)
9-12 I #	 -)f 13 transistors.
13-16 I # of N transistors.
17-20 I of resistors.
21-24 I # of capacitors.
25-28 I # of input nodes.
29-32 I # of dependent nodes.
33-36 I # of output nodes.
37-40 I Initialization parameter (will be set=0 by
DJATAL).
2.	 1 (Provide a type 2. 1 card for each P transistor. )
1-8 A Gate node name.
9-16 A Drain node name.
17-24 A Source node name.
25-33 F Threshold voltage.
34-42 F Channel width (mils).
43-51 F Channel length (mils).
2.2 (Provide a type 2.2 card for each N transistor
formatted identically as a type 2 card. )
Table 3-5
(Continued)
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FETSIM OUTPUT FILE
(Continued)
Card Col Format	 DESCRIPTION
2.3	 (Provide a type 2. 3 card for each resistor)
1-8 A
9-16 A
17-25 F,
2.4
1-8 A
9 - 16 A
17-25 F
^'..	 5 1-72 9A8
2. 6 1 -7.' 9A8
From node narne
to node name
resistance in Kit
(Provide a type Z, 4 card for each capacitor. )
From node name
to node name
capacitance in p;.:ofarads
Output node:: of DisJunct, one name per eight
column £iel	 Repeat card type 2. 5 as required
to specify ,11 (output
Input nodes	 Disjunct, one name per eight
column field. Repeat card type 2. 6 as required
to specify all inputs.
Repeat card types 2 as required to specify all
Disjuncts in circuit.
3
Table 3-5
(Continued)
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!ASSIGN F:13 ► (FILE 9, TEMF'2)r(0l
!'ASSIGN F:14r(FILErMAF'FLE)r(I
!ASSIGN F:15r(FILErLOGOUT)r(C
I kUN (LMN r hJANAL )
DATA
CARD INF'UT DECK
!FIN,
16
3.4	 Sigma 5 Job Set-up Instructions
Presented below is the deck set-up required to ex--cute DJANAL on
the Sigma-5 computer using the CP-V operating system.
!JOB USER ► ACCOUNT
(LIMIT (COREPSO).(TIME.10)
!ASSIGN F:`r(hEVICErCR)r(IN)
I ASGICN F:6r(r,EVICErLP)	 I
!ASSIGN F:IOr(FIIErkANh)r(RANhOM3-(O(JI'IN).(RSTOREr50)
!ASSTGN F:11 r (FIL E rT F'MF'1) r (Ol)TIN). (F:EL)
!ASSIGN F:l^r(FILErFETOUT)t(OUF)r(SAVE:)
AI I PF.NUD: A
Presented Is a sample run of the DJANAL software on the Sigma-5
computer. Included is the list output, the resulting; LOCSIM :III(] I-':TSIM
files, and the control input file used to run the program.
A-1
• 17:13 .. UL G7, 1 76 I C.00EFj9E N50!*EC450C1
LIMIT (CtlkE*50)*(TIrE•10)
ASSIGN F:5,(FILE,SCAT1),(IN)
ASSIGN F:6,(CEVICE,LP)
ASSIGN F:10,(FILE,nANL),(RANCdM),(dLTIN),
ASSIGN F:11*(FILE.TEMFi),(6LTIN),(REL)
ASSIGN F:12,(FILE,FETBUT),(OLT),(SAVE)
ASSIGN F:13.(FILE.TEt'F2)P(6LTIN).(REL)
ASSIGN F:lw,(FILE,P^APFLE),(IN)
ASSIGN F : 15 * ( F ILE * LCGdUT),(66T),(SAVE)--
RUN (LMN* C ,ANAL )
(RST6RE#50)
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AO1C	 1 1 1 C	 3 3	 1	 1 C
7 1 4 - 1 9500 4.605 9401-
7 4 8 19500 392CC 9201
1 4 -360
4 7 •150
8	 -_.-. 4 .0O3 --- --
4
7 --
A02C	 1 4 4 C	 1 8 6	 4	 1 C
3 1 7 -1 .500 1-30C •4c1	 ---•--_,_ _ .__	 _. -
5 i 7 -105CC 1.3z;C 9461
2 1 7 -1 .5 C C 1030C • 4 C 1- .-	 ------- —
6 1 7 •195C0 19300 94C1
6 7 11 1.500 36b0C 92"l	 -------	 --.	 _-	 --	 -
2 10 11 1.^CC 396UC 9.201
5 9 10 1 9 5 0 0 30 2 0C 9 2 0 1	 -- -	 -- --- ------- --
3 6 9 1.500 3.2OC 02Gl
1 7 9374- -	 --	 ----	 --
b 7 -15C
7 2 .01-,
7 901C
7 5 *C 1 4
7 b •1357 b 0485
8 7 •193
9 3 . 102 --- ----_. _ ---- --
9 5 .loE
9 7 9 C 2 C -- -- -- - - - - - --
10 2 •113
10 5 9113 -
_J 6 9465
11 2 9121 -	 — —
11 b •113
11 7 9026
11 b •485
7
3 5 2 E
LIS-
C LOGd6T TO LP
SPEC	 NANO 800si
NAME
C5NT
ROM —	 1	 1A0111C
k9M	 1	 4AC2111
NET
	
4
NET	 7	 i
GEN	 2
GEN	 3
GEh----	 5
GEN	 6
i'CL
F't;L DOO HERE
.0 EDAT1.
PARAMETERS
S0S,	--1.5
3.9	 11.7
NAME;
CANT
TRANSISTORS
CAPACITORS
RESISTORS
EXCITATION
NAND]	 fa001_
9. S
	
0. 5
GEN	 2
GEN	 3
GEN	 5
GEN	 A
DU rr'Ll,r5
4
500,
MAF.,
MAP
A
A I I I I ENDIN 13
presented is a NIAP command svt that adequatel y- generates the data
required for D.IANAI, execution. Othvr command sets may 1w equally appropriate
rl' the restilling output Conforms U ► the s4tndardr; set forth in the holy of this
rnanu;s l .
7 ?MM A6BREVIATEU CMOS DESIGN ANALYSIS SET. REVISED:
	 5/76
iM SCALE	 a 0.001	 M I l_
Omm
COMM NEGATION OF THE N MASP
OPER H s NOTV N
COMM
Comm NOLAI_ TRACE
COMM ------------
COMM PREPARE RECTANGLE ID'S FOR TRACE
SPEC R1@OrSIVI	 1rI1@i	 10200PS20t	 lrI201 0
OPER W = SAME W
PEC RIPOrSIR1 W ► I1@#	 1rR2@OrS2&0 2PI2@1 0
PEP P	 SAME: P
FEC: R1@OrSIPt PrI1 @i 	1020002PI 3x12@1 0
'rF R N v SAMI	 N
[C Fi100010i Nr110# 102@002C'	 441201 0
,na T = SAME T
.PEC R100&1@1 TrII@# 102@00200 5512@# 0
, PEI. C	 " SAME: C
PEC Rl@0rSl@1	 Cr11@#
	 1rR2POrS201	 6r12@1 0
, PER M o SAME M
omm
RAC. /M:C/C:M.PrN/P:C: /N:C/
Amii
.1MM GENERAL ARTWORK CHECKING - PHASE 1
t 0MM ------------------------------------Comm
COMM MINIMUM N-P SPACING BETWEEN DIFFERENT NODES = 0.4 MIL
SPEC PRNTrTE;MPPMAXW=399
OVER NP SE = 1WIX NYP	 MIFF
COMM MINIMUM	 ML:TAI_	 LINE:
	
WIDTH	 =	 0.4	 MIL
bF'EC NAXX=379
OPER ML.WX = NAME M
PEC MARY=399
OPCR MLWY = SAME M
SPEC PRNT r TEMP
OPER MLWE = PLUS ML.WX. MLWY
F RFE MKWX r ML.WY
COMM MINIMUM METAL-METAL SPACING
	 = 0.3 MIL FOR LINES <; 10 MILS LONG
SPEC PRNT r TE'_MF'r MAXW=2qy
OKE R MMSE = TWIX M	 UIFF
COMM MINIMUM hFTAL-•METAL SPACING = 0.4 MIL FOR LINES ? 10 MILS LONG
SPEC VRN T r TEMP r MI NL=1000 1 - MAXW=399
OPER MOSF:	 :.	 TWIX	 M	 DIF"F
L OMM M ENIMUM METAL--TOX SPACING = 0.2 MIL
;PEC F'KNTrTEMPvMAXW=199
OVER MTSE =	 TWIX MrT
C' 1Mii
COMM SEPARATION OF	 P DIFFUSION INTO ACTIVE OR GUARD BAND ARE=AS
CfTk PA a NLOK PrW	 LINE-LINE
UPE:R Po = NINE PprA
COMM SEPARATION OF N DIFFUSION
	
INTO ACTIVE OR GUARD BAND AREAS
162
1'
^	 Gig
Y
OPEN NA == INTR N•W
OPEN NG	 NINT NYNA
COMM
GOMM MINIMUM N GUARD BAND WIDTH = 00 MIL
SPEC PRNTYTEMP'YMAXA=399
OPER NGWE = SAME NO
COMM MINIMUM P GUARD RAND WIDTH OUTSIDE OF WELL = 0.6 MIL
SPEC P'RNTYTEMPYMAXA=599
OPEN P'GWE == NINT PGYW
COMM WIEIL PE ATMETER MUST MEET OR OVERLAP P GUARD DAND
OPEN WPER = EDGE W	 SAM1
GPER WPER = EXPN WPER	 05
SPEC PRNTYTEMP'YMINA=10
OPEN WPER = MINT WP'ERYPG
COMM N GUARD BAND MAY NOT INTERSECT P GUARD BAND
SPEC PRN'T'YTEMP''
OPEN NWEE = INTR NGYPG
COMM N GUARD BAND MUST TOTALLY SURROUND ALL P ACTIVE AREAS
OPEN VNG = VTWX NO	 SAME.
OPEN VNG = LINK VNGYPA	 LINEYLINE
OPEN HNG = HTWX NO	 SAME
OPER HNC; == LINK HNGYPA
	
LINEYLINE
SPEC P RNT Y TEMP
OPEN SURE: = EXOR HNGYVNG
FREE VNGYHNG
COMM
COMI•i P TRANSISTOR IDENTIFICATION / CHECKING
COMM --------------- I ----------------------
Comm
COMM LOCATION OF PROSPECTIVE P CHANNELS
SPEC MAXW-1000YRIVOYS100 102000206 :I.
OPEN PPC = TWIX PA	 RIFF
SPEC MINA=100
OPEN PC	 -	 INTR	 P'PCY'r
SPEC MIN0100
OPEN PC	 INTR PCYM
OPEN UPC ==LINK PPCYP'C	 NONEYAREA
SPEC RIPOS1Ct4 1
OPER UPC = LINK UPC	 LINE
FREE P'P'CYPC
-	 COMM MINIMUM P CHANNEL LENG'T'H = 0,3 MILY 	 WIDTH	 0.7 MIL
SPEC MAXW=299YMAXL=699
OPER PCE = TWIX PA	 PIFI=
SPEC P'RNTYT'EMP
OPEN PCE = LINK PCEYOP'C	 NONEYAREA
COMM MINIMUM THIN OXIDE WIDTH OUTSIDE EDGES OF P CHANNELS = 0.2 MIL
OPEN PCE = EXPN UPC	 20OY200
SPEC PRNTYTEMP'
OPEN PCE = NINT P'CEYT
COMM MINIMUM METAL WIDTH OUTSIDE EDGES OF P CHANNELS = 0.1 MIL
OPEN RCL	 = EXPN UPC	 100100
SPEC P RNT P TEMI'''
OPEN PCE == NINT PCEYM
COMM
COMM I...00ATION OF P SOURCES AND DETAINS
SPEC R1004104 1
OPEN P'SD = SAME PA
OPEN P'SD = LINK P'SD y QPC	 LINEYLINE
OPEN PSI = INTR PSDvPA B-3
i
i
E
P SOURCE AND DRAIN MINIMUM WIDTH = 0.1 MIL
PRNT r TFMF'r MAXA=99
WSDF = SAME F'SD
MINIMUM SPACING OF TOX TO OUrSIDE F SOURCE/DRAIN EDGES = 0.1 MIL
VSDE = EXPN PSD	 5 0
PRNT*TEMPrMAXA=104
P SDE = N:I'N T PSDE r T
LOLATION OF P CHANNEL GATE METAL
Rl N0+51e# 1
PPM	 SAME M
F'GM - LINK PGM r C PC
	 L. I NE r AREA
PGM= INTR PGM M
MINIMUM P CHANNEL GATE METAL. OVERLAP nN N GUARD NAND _ 0.2 MIL
POME = EXPN NO	 SO r 50
PRNT r TEMF'r MAXA=2.19
PGME = INTR PGM r PUME
P CHANNEL GATF MUST CROSS N GUARD BAND EDGE BEFORE THIC: OX. STEP
P6ME _ LINK rrNG	 L_INErLINE
F'hMl_	 CWIX NiirF'GME
PUNT r TEMP
POME = INTR PGM r PGME
N TRANSISTOR IDENTIFICATION / CHECKING
--------------------------------------
LOCATION OF PRos p ECrIVE N CHANNELS
MAXW=1000rRt@0vSQ* 102@00 S20# 1
PNC = TWfX NA	 UIFF
MINA-100
NC: = INTR PNC r T
M [ NA-100
NC	 INTR NC 0 M
9NC; = LINK PNC. r NC	 NONE r AREA
R1@1.0 l@l OPC
ONC w LINK ONC	 LINEN -
F'NC r NC
MINTMUM N CHANNEL LENGTH " 0.3 MILT WIDTH = 0.7 MTL
MAXW"299 0 MAXL==69'i
NC:E_ _= TWIX NA	 RIFF
PRNT r TEMP
NuE = LINK t _%_- ONC	 NONL_ r AREA
MINIMUM rox WIDTH OUTSIDE: EDGES OF N CHANNELS = 0.2 MIL_
NCE _ EXPN ONC	 2000200
PRNT r TE: ,
NC:E = NI:NT NCE rT
r1TNT.ME" METAL WIDTH OUTSIDE EDGES OF N CHANNELS = 0.1 MTL
OC EO. = I XrN (ANC:	 1000100
Comm
COMM
SPEC
OPER
COMM
OPER
`SP EC
OPER
COMM
Comm
SPEC
OPER
OPER
OPER
Comm
•,M
F:
^M
R
c^
ot EC
OPER
Comm
Comm
COMM
COMM
COMM
SPEC
OPER
SPEC
OPER
,: PEC
OPER
OVER
SPEC
OPER
FREE
KOMM
or1M
SPEC:
OPEN:
SPEC
Of ER
rnti m
OF CH
SPEC
OF•LR
CnMM
OPER
SPEC PRNT r TEMF'
q
OFER NCE _ NINT NCErM
COMM
COMM LOCATION OF N SOURCE'S AND DRAINS
SPEC R1@OrS1(?R	 1
OPVR NSD = SAME NA
OPER NOD = LINK NSDrONC	 LINE+LINE
OPER NSD	 =	 I NTR NSD r NA
COMM
COMM N SOURCE AND GRAIN MINIMUM WIDTH = 0.E MIL
SPEC: PkNT r TEMP r MAXA=99
OVER N SDE: = SAME NSD
COMM MINIMUM SPACING OF	 TOX TO OUTSIDE N SOURCE/ DRAIN EIiGES
	 -	 .,.1	 MIL
OPER N SDE = EXF'N NSD	 505 
SPEC PRNTrTEMPPMAXA=104
OPER NSDE = MINT N3DE r T
cQMM
COMM LOCATION OF N CHANNEL CATE METAL
SPLC Rloopslot
OPF R NOM = SAME M
OPER N6M = LINK NEMrONC	 LINErL.INE
OPER MGM - I NTR NGO r M
Comm
COOM MINIMUM N CHANNEL GATE METAL OYFRLAP ON P GUARD BAND = 0.2 MIL
OF ER NONE = Exp o PG	 SO r 0
SPEC PRN i r TEMP r MAXA=24':)
OPER NI GME_ =	 INTR NGMrNGME
COMM N CEIANNF L, T.;A T C' MUST CROSS 	 P GUARD BAND EDGE BEFORE THiCK OX.	 STEP
OF'ER NGME:	 =	 LTNK	 TPPG	 L.T.NEPLINI_
OPER PJC;f4l'-'	 =	 TW T X	 NG P OGME
Sr'EC P	 NT r TE'Mr'
OPER NdME =	 INTR NGMrNGME:
Comm
Comm GENERAL ARTWORK CHF CkING -- PHASE 2
Comm--- ----- ---.---- -.---...------- _ _ - ------- ----
COMM HTINIMUM SPACIING I±ETWEEi`J P NON-SOURCE/DRAIN NODE FIND ANY OTHER P
COMM NODE = 0.4 MTL
OPER PMAD _:- NINT PPP` r,
SPEC PRN T o TE::MP r MAXW=399
DrFR PITE	 =	 TU:I:X	 PNT>1: PP	 MIFF
COMM
POMM MINIMUM	 :: m ' ENS	 ELI:: TWE;:E N 	 N	 NON- a0URCE/DRAIN	 NODE AND ANY OTHER N
imm NODE	 -	 0.4	 Mil.
R MNSD =- N E N T	 N• NSD
- C PROT r TE::MP P MAXW-399
HNSE:	 =	 TW EX	 i'1NODrN	 RIFF
MINIMUM coNiAcr WIDTH = 0.3 MTLr I_E-NGTH 	 0.4 MIL
MINA=360
' r	 !TrTur'
R-5
C
OPER
FREE
Comm
OPER
SPEC
OPER
F RE:E
COMM
OVER
SPEC
OVER
Comm
jPEk
7PEC
P F: R
tiM
Ii
It
R
K
PER
PER
PE:C
;PER
PEE
M
_R
COMM
SPEC
OPER
COMM
Comm
Comm
Comm
,PEC
7R
is
UPE R
BOOL
COMM
Comm
Comm
Comm
9P EC
I)F'ER
2PE C
PRNT. TEMP. MAXA=399
CEE = SAME CS
CS
MINIMUM SEPARATION OF STEPPED OX. AND CONTACT OPENING = 0.1 MIL
EXC = EXPN C	 100 v J 00
PRNTPTEMP
CTOE = NINT EXC +T
EXC
MINIMUM SEPARATION OF CONTACT OPENING TO SOURCE/DRAIN = 0.2 MIL
SD = PLUS PSD•NSri
PRN T P TEMP r MAXA=199
SDCE = NINT SD+C
METAL_ MUST COVER SOURCE/DRAIN CONTACT OPENINGS
5DC = LINK CvSD	 LINEYAkEA
PINT v f EMP
MCOE= = NINT SDC YM
MINIMUM METAL OVERLAP OVER EDGE OF OTHER CONTACTS = 0.2 MIL
OC = NTNF L"ync
EXOC _ FXPN OC:	 20O Y 200
PRNT.TEMP
MCOEE' = NINT EXOC+M
SDC.00PF:XOC+PNSDYNNSI ►
MINIMUM PENE_TRA1 LUN OF TOX IN GUARD RAND FOR GATE CROSS 	 0.2 MIL
GM = PLUS PUM r NGM
GB = PLUS PG.NG
TOXE = INTR GM r GB
PRNT r TEMPT MAXA=199
TOYE::	 [NTR T r fOXE
GMrGD
M.INFHUM SEPARATION BETWEEN FOX AND OUTSIDE SOURCE/DRAIN = 0.2 MIL
P RNT P TEMP. MAXW-.199
TOXE = TWIX TpSf,
MI.NlMUM SEPARATION OF TUX AND OUTSIDE METAL = 0.2 MIL.
PRN T P I E:MP r MAXW-=199
TOXE: = IWIX TPM
E OUATION GENE=RATION
E'201
PO = SAME PG
E2@1
NO = SAME NO
6/PC;:o/NG:1/PSD:PSDP'PGM/NSD:NSr PMUM/
CALCULATION OF CHANNEL DIMENSIONS
E 0.I.
R1.@()
l;-Li
OPER OC = EXF'N OC 1.1
SPEC C'2@1
OPER SD= SAME SCE
OVER OC = INTR SD, OC	 SAM2
SPEC MARX=1 +MARY=1
OVER 0 = SAME OC
OPF:R LAC = NINT 000
VRFE 0
FILE 6,000
FACE: Ot'
FREE SO
COMM
Comm	 CAPACITANCE CALCULATION
COMM-----------------------
COMM EXPAND AND COMBINE DIFFUSIONS
OPER E Xr _ E=XPN P	 50150
OPER EXN = E XPN N	 5O ► S0
OPER DIFF = PLUS EXPPEXN
COMM CATEGON I ZIP M4 0L VY 1 OX
OPER MTHN = INTR M, 1'
OPER M FIIK - NINT M, M 1 HN
OPEN MTHN = U .NT M l HN,C
Comm
COMM SETUP JUNCTION CAPACITPNCE-SCALED MASKS
OPE=N JCA = SCAL FXF' 	 7v-2
OPER JCHE: = HE:DG EXP
OPER JCHE -• LXPN JCS E	 I , S0
OPFR .JCVI_ = VEDG EXP
OPER JOVE: = FXPN JOVE 	 50, 1
OPER CAP = PLUS .JCVF v JCHE
OPEN CAI' _ PLUS CAP, JCA
OPER CAP = LINK CAF',NG	 NONE",FOIN
FREE JCA, JCHE, JOVE r E:XF', EXN
Comm
COMM SETUP CROSGOVER CAPACITANCE--SCALED MASKS
OPER D1HK == INTR DIFF,MTHK
OPER DTHN w INTR RIFF &THN
OPER DTHN == SCAL DYHN 	 10.1
OPEN CAF' = PLUS CAF', DTHK
OPER CAP	 PLUS CAPPUTHN
FREE:	 D HN P DTFIN
COMM
COMM ';F:TUP SUDSTRAT • F_ CAPACTTANCE--SCALED MASKS
OPENSfHK = HT.NT MTHN-'JIFF
C:!'ER SfHK = LTNK STHKYNG	 NnNFPPOTN
0' •'ER STHN - NINT MTlIWDIF '
UPFR STHN
	
`aCf1L STHN	 l0, 1
OPER STHN	 LINK STHN, NG	 NONE P POIN
OF'f:N CAP = PLUS CAPP S7H1
WE_R C'6P	 PLUS CAF', 1 HIN
L l.1 m m
CCli Ili	 I)L NLRA rE CAPAC E FANCE" VI+I W S
1 P1 1	 1111 1' ,)H UK,MTHm-SFHK, STHN ,CAP
B-7
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